

#4
BT
9-12-02



01USFP713
PATENTS

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Shoichiro SATO

Confirmation No. 1107

Serial No. 10/014,379

Group 2121

Filed December 14, 2001

Examiner Unassigned

SHIFT AND DETECTING CIRCUIT AND FLOATING-POINT CALCULATING
CIRCUIT USING THE SAME

INFORMATION DISCLOSURE STATEMENT

RECEIVED

Commissioner for Patents

SEP 06 2002

Washington, D.C. 20231

Technology Center 2100

Sir:

In compliance with Rules 1.97 and 1.98, and in fulfillment of the duty of disclosure under Rule 1.56, the accompanying documents, copies of which are attached to this statement, are made of record on the enclosed sheet.

A concise explanation of the relevance of these items is that these references were cited by the European Patent Office in the corresponding European application Serial No. 01 13 0114. A copy of the European Search Report in which they were cited is attached hereto.

Respectfully submitted,

YOUNG & THOMPSON

By

Robert J. Patch
Attorney for Applicant
Registration No. 17,355
745 South 23rd Street
Arlington, VA 22202
Telephone: 703/521-2297

August 30, 2002


FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
01USFP713SERIAL NO.
10/014,379**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use several sheets if necessary)

37 CFR 1.98(b)

APPLICANT
Shoichiro SATOFILING DATE
December 14, 2001GROUP
2121

AUG 30 2002

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		PATENT NUMBER	ISSUE DATE	PATENTEE	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA	5,771,183	06/98	Makineni			
	AB	5,432,727	07/95	Ahmed			
	AC						
	AD						

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

		DOCUMENT NO.	PUBL. DATE	COUNTRY OR PATENT OFFICE	CLASS	SUB CLASS	TRANSLATION YES NO
	AI	0 160 779 A1	11/85	EP			
	AJ						
	AK						
	AL						
	AM						
	AN						
	AO						
	AP						
	AQ						

RECEIVED

SEP 06 2002

Technology Center 2100

OTHER DOCUMENTS (Including Author, Title, Date, Relevant Pages, Place of Publication)

	AT	"Fast Sticky Bit Design for a 67-Bit Aligner in an IEEE 754 Floating-Point Coprocessor," IBM Technical Disclosure Bulletin, IBM Corp, V. 33, 1990, pp. 30-31.
	AU	
	AV	
	AX	
	AY	

EXAMINER**DATE CONSIDERED**

**EXAMINER: Initial citation considered. Draw line through citation if not in conformance and not considered.
Include copy of this form with next communication to applicant.**